

# Simultaneous Thermoelectric Property Measurement and Incoherent Phonon Transport in Holey Silicon

Jongwoo Lim,<sup>†,‡,▽</sup> Hung-Ta Wang,<sup>†,§,▽</sup> Jinyao Tang,<sup>†,||</sup> Sean C. Andrews,<sup>†,‡</sup> Hongyun So,<sup>⊥</sup> Jaeho Lee,<sup>†,#</sup> Dong Hyun Lee,<sup>¶,△</sup> Thomas P. Russell,<sup>△</sup> and Peidong Yang<sup>\*,†,‡,▲,□</sup>

<sup>†</sup>Department of Chemistry, <sup>⊥</sup>Department of Mechanical Engineering, <sup>▲</sup>Department of Materials Science and Engineering, and <sup>□</sup>Kavli Energy Nanosciences Institute, University of California, Berkeley, California 94720, United States

<sup>‡</sup>Materials Sciences Division, Lawrence Berkeley National Laboratory, Berkeley, California 94720, United States

<sup>§</sup>Department of Chemical and Biological Engineering and Center for Materials for Information Technology, University of Alabama, Tuscaloosa, Alabama 35487, United States

<sup>||</sup>Department of Chemistry, The University of Hong Kong, Pokfulam, Hong Kong

<sup>#</sup>Department of Mechanical and Aerospace Engineering, University of California, Irvine, California 92697, United States


<sup>¶</sup>Department of Polymer Science and Engineering, Dankook University, 152, Jukjeon-ro, Suji-gu, Yongin-si, Gyeonggi-do 16890, Korea

<sup>△</sup>Department of Polymer Science and Engineering, University of Massachusetts, Amherst, Massachusetts 01003, United States

## Supporting Information

**ABSTRACT:** Block copolymer patterned holey silicon (HS) was successfully integrated into a microdevice for simultaneous measurements of Seebeck coefficient, electrical conductivity, and thermal conductivity of the same HS microribbon. These fully integrated HS microdevices provided excellent platforms for the systematic investigation of thermoelectric transport properties tailored by the dimensions of the periodic hole array, that is, neck and pitch size, and the doping concentrations. Specifically, thermoelectric transport properties of HS with a neck size in the range of 16–34 nm and a fixed pitch size of 60 nm were characterized, and a clear neck size dependency was shown in the doping range of  $3.1 \times 10^{18}$  to  $6.5 \times 10^{19} \text{ cm}^{-3}$ . At 300 K, thermal conductivity as low as  $1.8 \pm 0.2 \text{ W/mK}$  was found in HS with a neck size of 16 nm, while optimized  $zT$  values were shown in HS with a neck size of 24 nm. The controllable effects of holey array dimensions and doping concentrations on HS thermoelectric performance could aid in improving the understanding of the phonon scattering process in a holey structure and also in facilitating the development of silicon-based thermoelectric devices.

**KEYWORDS:** thermoelectrics, silicon nanostructure, holey silicon, phonon transport, thermal conductivity



Recent exploitation of nanostructured materials has stimulated a renewed interest in thermoelectric power generation from solar, automobile, and industrial heat sources.<sup>1–3</sup> The heat-to-electricity conversion efficiency of thermoelectric modules is associated with the material-dependent figure of merit,  $zT = \sigma S^2 T / \kappa$ , where  $\sigma$ ,  $S$ ,  $\kappa$ , and  $T$  are electrical conductivity, the Seebeck coefficient, thermal conductivity, and absolute temperature, respectively. The Seebeck coefficient is based on an open-circuit voltage induced in a semiconductor under a thermal gradient, and it scales inversely with the carrier concentration. The thermal conductivity contains contributions from both phonons (lattice vibrations) and electrons. To produce useful power from heat sources, a low electrical

resistivity in a degenerate carrier doping range (*i.e.*,  $10^{19}$ – $10^{20} \text{ cm}^{-3}$ ) is required for maximizing the thermoelectric power factor ( $\sigma S^2$ ). When attenuating phonon transport is done without adversely affecting electron transport,  $zT$  is no longer constrained by the interplay of the three material properties.<sup>4–6</sup> As a result, power generation efficiency of thermoelectric modules would be greatly improved for practical application.

**Received:** August 27, 2015

**Accepted:** December 4, 2015

Silicon has been considered for thermoelectric application, as it is abundant and its processing techniques are well-developed. Yet, the overall thermoelectric performance of silicon is very poor ( $zT < 0.01$  at 300 K), due to the high thermal conductivity ( $\sim 150$  W/mK at 300 K).<sup>7,8</sup> It was demonstrated that nanostructured silicon could effectively damp phonon transport without causing severe electron scattering<sup>9,10</sup> when it has a limiting dimension between mean free paths (MFP) of phonons ( $\sim 300$  nm) and electrons ( $< 10$  nm) of degenerately doped silicon.<sup>11</sup> Hochbaum *et al.* showed that rough silicon nanowires have a largely suppressed thermal conductivity, a minor deterioration in thermoelectric power factor, and an enhanced  $zT \sim 0.6$  at 300 K.<sup>9</sup> Further, Lim *et al.* experimentally showed that a high-frequency surface roughness is essential to suppress the thermal conductivity of silicon nanowires.<sup>12</sup> While these nanowire systems exhibit excellent properties, the challenge of controlling the roughness of silicon nanowires at a large scale has promoted the development of the alternative structure, holey silicon (HS).<sup>10</sup>


HS is single-crystalline silicon containing an array of periodic holes that are several tens of nanometers in diameter. For HS, a nontrivial  $zT \sim 0.4$  at room temperature has also been reported by Tang *et al.*, based on a large reduction in the thermal conductivity.<sup>10</sup> With a neck/pitch size of adjacent holes (illustrated in Figure 1) = 23/55 nm and a membrane thickness

of 100 nm, the thermal conductivity of the HS membrane is reduced to  $\sim 1.73$  W/mK. Yet, the degradation in thermoelectric power factor remains tolerable. The significantly reduced thermal conductivity in HS was attributed to a “necking effect”, where phonons with MFPs longer than the hole spacing can be “trapped” behind hole, as illustrated by the Monte Carlo (MC) simulation of Hao *et al.*<sup>13</sup> As such, hole surfaces, scattering ballistic phonons, would be locally heated to cause a negative temperature gradient locally behind holes.


Remarkable thermal conductivity reduction in silicon was also observed in similar holey structures, yet with different neck/pitch sizes.<sup>14–18</sup> El-Kady *et al.* reported thermal conductivities of 33–80 W/mK for 250 nm thick silicon membranes with a neck/pitch size = 200–450/500–900 nm at room temperature.<sup>16</sup> Yu *et al.* showed a much lower thermal conductivity of 1.9 W/mK for 20 nm thick silicon nanomesh with a neck/pitch size = 18–23/34 nm.<sup>14</sup> Both groups ascribed the thermal conductivity reduction to a phononic crystal effect, that is, a coherent phonon interaction that has also been found in the superlattice structures.<sup>19–21</sup> For coherent phonon transport, the periodicity of a hole array induces the folding of the Brillouin zone and modifies the phonon dispersion relation, wherein the phonon group velocity becomes slower and phononic stop-bands can form.<sup>17,22</sup> Instead, incoherent phonon scattering was discussed by fitting the experimental data of these lithography-fabricated HS samples using MC simulations in reports of Jain *et al.*<sup>23</sup> and Ravichandran *et al.*<sup>24</sup> Both works further suggested that phonon wavelength = 1–10 nm, carrying the majority of heat conduction, is much shorter than dimensions of lithographically prepared holey structures such that coherent phonon transport in these HS samples may be trivial. Considering both coherent (MFP > neck size) and incoherent phonons (MFP < neck size) using the finite difference time domain method, Dechaumphai *et al.* suggested that two different processes may both contribute to the reduced thermal conductivity of HS.<sup>25</sup> Recently, Alaie *et al.* postulated in their model that phonon possessing a MFP above a threshold MFP can transport coherently and successfully explained their experimental result of microporous HS (a neck/pitch size = 250 nm/1.1  $\mu$ m).<sup>17</sup>

Current disagreement on phonon transport of HS is largely due to the lack of systematic experimental data; for instance, there is no complete data set with varying the limiting dimension, that is, the neck size, below 100 nm. Also, lattice integrity of fabricated nanoholey sample often was overlooked in experimental reports and has not been confirmed by either associated electrical properties or spectroscopy.


In this report, HS samples with tailored neck size, doping level, and ribbon geometry were investigated in order to help advance the understanding of thermoelectric transport in the unique holey structure. The transport measurements were conducted using the fully integrated HS microdevices that were fabricated by combining block copolymer (BCP) lithography with conventional photolithography. Parasitic thermal contact resistances were eliminated due to the monolithic contacts, and more importantly, all three thermoelectric properties ( $\sigma$ ,  $S$ , and  $\kappa$ ) could be measured from the same HS sample using this microdevice. With a fixed pitch size of  $\sim 60$  nm, the neck size of HS was quantitatively varied from 16 to 34 nm, and the corresponding thermoelectric properties were characterized for three different doping levels. Raman spectroscopy was used to investigate lattice integrity of these HS. Our data indicate that phonon boundary scattering plays a critical role in the thermal conductivity reduction.



**Figure 1.** Schematic of the integrated microdevice. (a) Silicon ribbon consists of two end pads ( $30 \times 40 \mu\text{m}$ ) for making thermal contacts with low-stress  $\text{SiN}_x$  pads. The length, width, and thickness of the silicon ribbon are defined and used for extracting the thermal and electrical conductivity from the measurements. (b) Six legs of low-stress  $\text{SiN}_x$  for each end pad are used to suspend the silicon ribbon microdevice. The two  $\text{Si}/\text{SiN}_x$  covalently bonded pads and the Si ribbon define the thermoelectric measurement platform. (c) Control silicon ribbon (without holes) microdevice. Four-point ohmic contacts ( $\text{Cr}/\text{Pt} = 2/30$  nm, marked by the blue arrows) to the silicon ribbon are used for electrical measurements. The rest of the legs are four-point contacts of the two PRTs. Color codes for Si,  $\text{SiN}_x$ , and Pt are applied to all figures. (d) HS ribbon microdevice. Nanometer holes are fabricated *via* the BCP lithography. (e) Schematic showing the defined pitch size and the neck width of our HS.



**Figure 2.** SEM images of the HS microdevice. (a) Low-magnification SEM image at a tilted angle of  $60^\circ$ . Inset is the schematic of a corresponding HS microdevice. (b) SEM image of the top view of the HS ribbon. The average neck width is 23 nm with standard deviation of 1.7 nm. Inset is the high-resolution transmission electron microscopy image, showing  $\sim 2$  nm thick native oxide with smooth interfaces at the edge of hole. (c) Tilted SEM image of the HS with the monolithic Pt ohmic contact. Inset is the corresponding schematic of the interface between the HS ribbon and the Pt contact. (d) Tilted SEM image shows the long-range order of the holey structure of the HS ribbon. Scale bars are  $10\ \mu\text{m}$ , 100 nm (5 nm for the inset), 100 nm, and 200 nm, respectively.




**Figure 3.** SEM images (tilted by  $45^\circ$ ) of the two different HS samples with Cr holey masks after the DRIE processes. The HS porosity was calibrated by tuning Cr mask thickness and DRIE etching/passivation cycle. (a) HS porosity is  $\sim 20\%$  (Cr 9 nm and DRIE 9 cycles). (b) HS porosity is  $\sim 34\%$  (Cr 7 nm, DRIE 7 cycles). Scale bars are 100 nm.

## RESULTS AND DISCUSSION

The fully integrated device is evolved from the previous thermal conductivity microdevice of Shi *et al.*<sup>26</sup> The schematics of the HS microdevice and control silicon microdevice, that is, without holes, are illustrated in Figure 1. A HS microribbon is monolithically bridged between two end pads, consisting of a heterostructure of silicon and low-stress silicon nitride ( $\text{SiN}_x$ ). Each end pad is integrated with the platinum resistance thermometer (PRT), that is, Cr/Pt = 2/30 nm, *via* sputter deposition. The covalent bonding, formed by growing low-stress  $\text{SiN}_x$  on Si, effectively eliminates thermal contact resistances that have been frequently observed in either Pt/C composite bonding for nanowires (*i.e.*, deposition by focused ion beam system) or Ni bonding for microribbons (*i.e.*, deposition by e-beam evaporation).<sup>9,10,12</sup> In addition to the new feature of covalent bonding, four-point ohmic contacts (Cr/Pt = 2/30 nm *via* e-beam

evaporation) can be directly fabricated for Seebeck coefficient and electrical conductivity measurements. As a result, we have developed a fully integrated microdevice, capable of characterizing all three thermoelectric properties of the same HS ribbon for  $zT$  assessment. Figure 2 shows the SEM images of the integrated HS microdevice. Details regarding integrating BCP lithography and microfabrication for fabricating HS microdevices are available in the Methods section and Supporting Information.

HS's thermal conductivity and Seebeck coefficient were measured simultaneously, and four-point electrical conductivity was measured in a separate cycle. The thermal conductivity measurement technique could be found in the report of Shi *et al.*<sup>26</sup> Briefly, at each temperature point, a DC current was applied to one PRT, creating a Joule heating on this PRT pad (hot side). A part of heat flowed through a HS ribbon and raised the temperature of the other PRT pad (cold side). The heat flux




**Figure 4.** Thermal conductivities of the control silicon ribbons and HS ribbons with different doping levels (boron-doped):  $3.1 \times 10^{18} \text{ cm}^{-3}$  (green circles),  $2.0 \times 10^{19} \text{ cm}^{-3}$  (red triangles), and  $6.5 \times 10^{19} \text{ cm}^{-3}$  (blue squares). Open circles, triangles, and squares are for control silicon ribbons. Solid circles, triangles, and squares are for HS ribbons. (a) Temperature-dependent thermal conductivities of control silicon and HS ribbons with varied doping concentrations. (b) Temperature-dependent thermal conductivities of HS ribbons, which is the enlarged illustration of (a). The mean neck sizes were estimated based on SEM images as shown. Scale bars are 100 nm. (c) HS thermal conductivities, at 300 K, as a function of the neck size for different doping levels are plotted in log–log scale. The power law fittings are guidelines for the thermal conductivity of low- and mid-doped HS ribbons combined (dashed red line) and for high-doped HS devices (dashed blue line), respectively. (d) Plot of HS thermal conductivity, at 100 K, vs neck size for different doping levels. The power law fitting is provided as a guideline (dashed red line).

through the HS ribbon was obtained by measuring the temperature difference ( $\Delta T$ ) between hot and cold PRT pad, in which HS's thermal conductance was calculated. During the  $\Delta T$  measurement, an open-circuit voltage across a HS ribbon (*i.e.*, the Seebeck voltage) was also measured between the two inner ohmic contacts, which provided the Seebeck coefficient ( $S = -\Delta V/\Delta T$ ). We noticed that Seebeck voltages measured by either inner or outer contacts were comparable and within the measurement of uncertainty. Our run-to-run measurement variance of Seebeck voltage is less than 10%. For HS ribbons, ribbon dimensions and neck/pitch sizes of holey arrays were measured by SEM. HS porosities,  $\phi$ , were then considered in the calculations of thermal conductivity and electrical conductivity. As revealed by TEM (Figure 2b, inset), the surface oxide thickness is 1–2 nm, resulting an uncertainty of HS's solid thermal conductivity and electrical conductivity, approximately 10–15%. We assume a worst-case scenario that there is no thermal conduction through 2 nm thick oxide. Consequently, for 20 nm neck and 60 nm pitch HS, the solid thermal conductivity would increase by 15%, from 2.7 to 3.1 W/mK, which is still within the uncertainty of our measurement. Detailed measurements using fully integrated microdevices could be found in the Supporting Information.

In order to investigate the HS size effect, we applied the same BCP array and carefully controlled the neck size by modulating deep reactive ion etching (DRIE) parameters and the HS etching mask (*i.e.*, Cr) thickness. As shown in Figure 3, uniform hole diameters across Si films could be routinely reproduced. Figure 4a,b presents the temperature-dependent thermal conductivities of the control ribbons and the representative HS ribbons, with low- ( $3.1 \times 10^{18} \text{ cm}^{-3}$ ), mid- ( $2.0 \times 10^{19} \text{ cm}^{-3}$ ), or high-doping ( $6.5 \times 10^{19} \text{ cm}^{-3}$ ) concentrations (all acquired by four-point probe resistivity measurement). The thermal conductivities of control silicon ribbons match well with the values of in-plane thermal conductivity of silicon thin films reported in the literature,<sup>27–29</sup> which validates the measurements of this work. This is due to an improved accuracy provided by our integrated microdevices. The covalent contact between silicon and  $\text{SiN}_x$  (in the PRT end pad) has a negligible parasitic thermal contact resistance, which is also demonstrated by Hippalgaonkar *et al.*<sup>30</sup>

The Matthiessen's rule suggests the total relaxation time can be described as  $\tau^{-1} = \tau_U^{-1} + \tau_{\text{imp}}^{-1} + \tau_B^{-1}$ , where the subscripts U, imp, and B refer to Umklapp, impurity, and boundary scattering, respectively. In Figure 4a, there is only a small reduction in thermal conductivity at 300 K (less than 10%) from light- ( $\sim 6 \times 10^{14} \text{ cm}^{-3}$ ), to low- ( $3.1 \times 10^{18} \text{ cm}^{-3}$ ), and to mid-doped ( $2.0 \times 10^{19} \text{ cm}^{-3}$ ) control samples, which suggests that the total




**Figure 5.** (a) Raman spectroscopy data at 50 °C. The full width at half-maximum is 3.33  $\text{cm}^{-1}$  for holey silicon and 3.27  $\text{cm}^{-1}$  for the control silicon ribbon. Their difference is within the measurement uncertainty.<sup>35</sup> Reprinted with permission from ref 35. Copyright 2015 American Chemical Society 2015. (b) Raman spectra of HS at 50 and 250 °C. Peak is red-shifted and broadened with temperature. (c–f) Raman peak position as a function of temperature, and the slopes are  $0.022 \pm 0.001$ ,  $0.022 \pm 0.001$ ,  $0.023 \pm 0.001$ , and  $0.022 \pm 0.001$   $\text{cm}^{-1}/\text{K}$  for bulk silicon, control silicon, holey silicon 1, and holey silicon 2, respectively. The changes in the slopes are within the measurement of uncertainty.

relaxation time is dominated by the phonon boundary ( $100 \pm 10$  nm in ribbon thickness) and the Umklapp scattering, as opposed to impurity scattering. We performed the nongray Boltzmann transport equation (BTE) model to fit our experimental data (available in [Supporting Information](#)) and found a good agreement with previous literature,<sup>27–29</sup> confirming a comparable role of the impurity scattering in low- and mid-doped samples. Yet, the thermal conductivity of the high-doped ( $6.5 \times 10^{19} \text{ cm}^{-3}$ ) control ribbon decreases to nearly one-half of the value of the low- and mid-doped control ribbons. The greatly suppressed thermal conductivity at the high-doping level ( $>6 \times 10^{19} \text{ cm}^{-3}$ ) was also previously reported and attributed to unintentional impurities.<sup>27,29,32</sup> In our case, the total impurity (*i.e.*, boron dopants) concentration is  $\sim 4 \times 10^{20} \text{ cm}^{-3}$  for the high-doped sample based on the implantation dose (the calculated doping profile is available in [Supporting Information](#)), and only a part of dopants could be activated by the post-annealing process, yielding a carrier concentration of  $6.5 \times 10^{19} \text{ cm}^{-3}$ . Considering the total impurity concentration, our BTE calculation yielded a good agreement with measured thermal conductivity, suggesting a key role of the high dopant concentration in such a low thermal conductivity. Additionally, impurity modeling by the SRIM (stopping and range of ion in matter) package (available in [Supporting Information](#)) indicates that, in addition to boron impurities, an ion implantation process would induce defects of silicon vacancies and interstitials.<sup>31</sup> As

the post-annealing only partially repaired these defects, resulting in relatively higher concentrations of these defects, their contributions to phonon scattering are significant in high-doped samples.

The temperature-dependent thermal conductivities of the representative HS ribbons were dramatically reduced for all three doping concentrations, which is consistent with the earlier BCP-patterned HS.<sup>10</sup> [Figure 4b](#) shows that smaller necks result in a flatter temperature dependency, and the Umklapp peak in  $\kappa(T)$  is absent due to a faster phonon boundary scattering rate.<sup>11</sup> For HS, the neck size can be considered as the limiting dimension for phonon transport. In a similar case, the diameter of silicon nanowires is the limiting dimension for phonon transport. Interestingly, the thermal conductivity of HS is much lower than that of smooth nanowires, with diameters comparable to HS necks. For example, nanowires with a diameter of 37 nm have a  $\kappa \sim 17 \text{ W/mK}$ ; nanowires with a diameter of 22 nm have a  $\kappa \sim 7 \text{ W/mK}$ .<sup>33</sup> Yet, surface to volume ratios of our HS samples (0.09 and 0.14  $\text{nm}^{-1}$  for HS with a neck size of 37 and 22 nm, respectively) are actually smaller than those of nanowires (0.11 and 0.18  $\text{nm}^{-1}$  for nanowires with a diameter of 37 and 22 nm, respectively). The cross-sectional SEM images (see [Figure 3](#)) and high-resolution TEM image (see [Figure 2b](#), inset) both indicate that hole sidewall surfaces are relatively smooth, and thus the roughness effect, that occurs in rough nanowires,<sup>9,12</sup> may not play a dominant role in reduction of thermal conductivity.



**Figure 6.** Temperature-dependent (a) Seebeck coefficient and (b) electrical conductivity. The neck sizes are  $\sim 23$ ,  $\sim 24$ , and  $\sim 16$  nm for low-, mid-, and high-doped HS devices, respectively. (c) Power factor comparison of HS ribbons with control ribbons. (d)  $zT$  plot of the HS ribbons with respect to the neck size at 300 K. The  $zT$  of control silicon ribbons (dashed lines) are provided for a comparison.

One possible reason for the lower thermal conductivity of HS is that the fraction of phonon backscattering at the sidewalls of the holes is significantly larger than that of smooth nanowires. Based on the MC simulations of Moore *et al.* and Ravichandran *et al.*,<sup>24,34</sup> 50% of the incident phonons are backscattered at nanowire surfaces that are aligned parallel to the temperature gradient. Accordingly, the sidewall surfaces of HS, perpendicular to the temperature gradient, would backscatter more than 50% of incident phonons, resulting in a lower thermal conductivity in the holey structure.

In order to confirm crystal quality and lattice anharmonicity, we performed Raman spectroscopic measurements for HS and control silicon ribbons. As shown in Figure 5a, it is clearly shown that there is no significant difference in Raman peak shift and full width at half-maximum (fwhm) between HS and the control silicon ribbon, suggesting that our HS does not have considerable defect clusters or nanocrystalline domains after DRIE etching.<sup>35–37</sup> We further performed temperature-dependent Raman spectroscopic measurements, from 50 to 250 °C, for both HS and the control silicon ribbon, as shown in Figure 5b. The Raman peaks red shift and broaden with temperature due to thermal expansion and anharmonic phonon–phonon coupling.<sup>38</sup> The slope of frequency *versus* temperature can be approximately expressed with a lattice expansion and an anharmonicity contribution as<sup>39</sup>

$$\left(\frac{d\omega}{dT}\right) \approx -3\omega_0\gamma\alpha + \frac{k_B}{hc\omega_0}[4A + 9B]$$

where  $\gamma$ ,  $\alpha$ ,  $A$ , and  $B$  are the Grüneisen parameter, coefficient of linear thermal expansion, the cubic, and quartic anharmonic constants, respectively. Shown in Figure 5c–f, the slopes are  $-0.022 \pm 0.001$ ,  $-0.022 \pm 0.001$ ,  $-0.023 \pm 0.001$ , and  $-0.022 \pm 0.001$   $\text{cm}^{-1}/\text{K}$  for bulk silicon, the nonholey control ribbon, HS ribbon 1, and HS ribbon 2, respectively. Since there is no significant difference among these samples, our data indicate that lattice anharmonicity of HS is the same as that of the bulk and control silicon ribbon. Therefore, neither crystal defects nor lattice anharmonicity is a source of thermal conductivity reduction in HS.<sup>39</sup>

To uncover the impact of incoherent phonon boundary scattering, the neck size effect is carefully analyzed and the results are plotted in Figure 4c,d. It is shown that the neck size in the range of 16–34 nm impacts phonon transport greatly at 100 and 300 K. Specifically, the HS thermal conductivity at 300 K decreases from  $7.2 \pm 0.7$  to  $1.8 \pm 0.2$  W/mK, as the neck decreases from 34 to 16 nm. It is also noticeable in Figure 4c that the thermal conductivity of HS is nearly independent of the doping level, which indicates that the phonon boundary scattering plays a more dominant than the impurity scattering in the  $\kappa$  reduction. It was demonstrated earlier that phonons with MFP longer than 20 nm would account for approximately 97% of the total heat conduction in bulk silicon,<sup>40</sup> and the strong phonon boundary scattering (*i.e.*, necking effect) in BCP-patterned HS was found.<sup>10</sup> Empirically, a correlation could be captured using a power law fit,  $\kappa = a \times \text{neck}^n$ ,<sup>41</sup> where  $a$  and  $n$  are only fitting constants. The size-dependent scaling factor ( $n$ ) is

found to be  $\sim 2$  in contrast to the  $n \sim 1$  trend in the nanowire system.<sup>33,41,42</sup> Such a  $n \sim 2$  correlation might result from various effects in HS samples, including coherent phonon transport (zone folding), particle regime (phonon backscattering), and elastic modulus change. For example, the strong reduction of thermal conductivity and  $n = 2-3$  dependency was found in the theoretical result of Dechaumphai *et al.* because of a partial coherent phonon effect.<sup>25</sup> In addition, the elastic softening effect due to a surface dangling bond and surface stress could solely result in  $n = 2-3$ , as recently found in a thin crystalline silicon nanotube (tube wall thickness = 5–10 nm).<sup>43</sup> In our HS, the neck size is clearly larger than the thickness of silicon nanotube wall, and the elastic softening effect remains to be investigated. Also, applying coherent transport to a BCP-patterned HS structure needs further validation, a point which we will return to later. By considering all respects as described above, more studies are necessary to further investigate the relation between a scaling factor and each effect.

MC and BTE calculations considering the classical particle regime found the lowest thermal conductivity of the HS system with the same neck/pitch dimension, approximately 8–10 W/mK.<sup>24,25</sup> The predicted values can be considered as the Casimir limit,<sup>44</sup> and they clearly disagree with the experimental data presented here. This raises again the question about the possibility of coherent phonon transport in the nanolithography-fabricated HS. Here, we demonstrated that by keeping the HS pitch while reducing the neck size, the increased surfaces from the increased hole sizes are shown to be effective at greatly reducing the thermal conductivity. Indeed, coherent phonon transport can potentially occur when they meet the following condition.<sup>45-47</sup> Phonons with longer MFP than the neck size scatter specularly at pore boundaries and retain their phase information over multiple periods of pores. As a result, the interference of these phonons intervened by a periodic hole array modifies phonon dispersion relation and group velocity. It is expected that long wavelength phonons scatter in HS more specularly than ones with short wavelengths,<sup>35</sup> but the exact cutoff frequency between incoherent and coherent phonons is still unclear, as pointed out in respective simulation works.<sup>24,25</sup> For instance, Dechaumphai *et al.*'s calculation set the cutoff frequency at  $\sim 4$  THz and acquired the ultralow thermal conductivity of HS based on a coherent scattering effect.<sup>25</sup> Additionally, our HS samples have imperfections in the holey array, such as line and point defects induced during the BCP assembly process, and the resultant neck/pitch size also has  $\sim 2$  nm error width.<sup>35</sup> These variations in periodicity may disturb the coherent interference especially for short wavelength phonons. Thus, it may be needed to fabricate HS with a true periodicity (likely can be provided by e-beam lithography but not the BCP approach used here) and a pitch size on the order of a few nanometers or less, in order to efficiently interfere with phonons with terahertz frequency at room temperature.<sup>23,24</sup>

The electrical properties of each HS ribbon were characterized accordingly, and their thermoelectric performances were obtained. Figure 6a shows the Seebeck coefficients of HS ribbons and control ribbons with the three doping concentrations. The room temperature Seebeck coefficient of low-, mid-, and high-doped HS ribbons are  $470 \pm 32$ ,  $270 \pm 22$ , and  $197 \pm 14$   $\mu\text{V/K}$ , respectively. They are very comparable with those of low-, mid-, and high-doped control silicon ribbons:  $446 \pm 31$ ,  $280 \pm 21$ , and  $190 \pm 15$   $\mu\text{V/K}$ . The unchanged Seebeck coefficients in HS suggest that there is no detectable variance in the electronic band structure after the addition of the periodic

hole arrays. As shown in Figure 6b, the electrical conductivity was adversely affected by the holey structure, and thus the corresponding power factors were reduced (Figure 6c). The undesired reduction in the electrical conductivity is due to the fact that the native oxide poorly passivates the HS surfaces. When large surface areas were created in HS samples, high surface charge density with positive charged polarity was possibly created, which in turn induced a depletion layer to reduce the conduction channel within boron-doped HS.<sup>48</sup> While surface states could be removed by forming a thin thermal oxide (COMS-grade gate oxide), the metalized electrical contact in our microdevices would not survive in the oxidation temperature (800–1000 °C). Instead, we passivated HS with a 3–5 nm thick  $\text{Al}_2\text{O}_3$  layer by atomic layer deposition (ALD), followed by annealing at 500 °C in  $\text{H}_2$  (10%)/Ar (90%) for 30 min. It is known that the ALD  $\text{Al}_2\text{O}_3$  layer with fixed negative charges can provide effective field-effect passivation for p-type silicon and thus decreases the surface defect density.<sup>49-51</sup> As a result, the electrical conductivity increased by  $\sim 30\%$  for the mid-doped HS (data available in Supporting Information).

High concentration of defects, such as silicon vacancies, silicon interstitials, and boron impurities, might be induced by ion implantation and was assessed *via* the SRIM model (available in Supporting Information).<sup>31</sup> We noticed that, for the control samples, the electrical conductivities after the rapid thermal activation were lower than the predicted values (by Profile Code, available in Figure S1 in Supporting Information). We estimated that for low-, mid-, and high-doped samples, the carrier concentrations are 52, 23, and 16% of the expected carrier concentrations. This suggests that remaining defects, including inactivated boron (as interstitial impurities), silicon vacancies, and silicon interstitials, are still prevailing in these control samples and HS samples.

Despite the fact that the electrical conductivity was reduced, it is shown in Figure 6d that the  $zT$  can be enhanced by up to 5 times as compared with the control Si ribbons. The opposing trends in the neck-size-dependent thermal conductivity and power factor dictate an optimal neck size for an optimized  $zT$  value for our HS samples. Specifically, the  $zT$  enhancement could lead to values as high as 0.05 at room temperature for HS samples with a neck size of 24 nm and a doping level of  $2.0 \times 10^{19} \text{ cm}^{-3}$ . Such a  $zT$  value is lower than that of the HS samples in the previous report ( $\sim 0.4$  at 300 K),<sup>10</sup> where the HS samples were doped using diffusion instead of ion implantation. The selection of ion implantation in this work is due to the compatibility with the microfabrication process. Yet,  $zT$  values in our monolithic HS system are limited by electrical conductivity that is caused mainly by ion implantation defects and surface defects. It is possible that higher  $zT$  values can be further acquired by optimizing several aspects, such as doping using thermal diffusion to prevent the ion implantation defects, eliminating surface dangling bonds by a high-temperature dry oxidation, and reducing the neck/pitch size of the holey structure to further reduce thermal conductivity.

## CONCLUSIONS

We have fabricated fully integrated microdevices that allow measuring thermal conductivity, electrical conductivity, and the Seebeck coefficient for the same HS ribbon. The HS was patterned by BCP lithography to yield a significantly reduced thermal conductivity below the Casimir limit. Raman analysis confirmed neither defect clusters nor lattice anharmonicity is a source of thermal conductivity reduction in HS. Using fully integrated microdevices, the impact of incoherent phonon

scattering in HS was experimentally correlated by systematically varying the neck size. Further, the optimal thermoelectric performance of the HS system was assessed as a function of doping level and neck size over 20 devices. Finally, for practical thermoelectric device fabrication, we would suggest diffusion-based doping over ion implantation to avoid unintentional defects, such as vacancies, silicon interstitials, and inactivated impurities. Also, a surface oxide layer for hole wall passivation should be grown by a dry oxidation process at high temperature (800–1000 °C) before metallization for electrical contact is made. These data will help shed light on future silicon-based thermoelectric devices and also help advance the fundamental understanding of complex phonon transport mechanism in the HS system.

## METHODS

**Control Silicon Microdevices.** The microdevice fabrication was carried out using the standard 4 in. microfabrication technique, including nine photolithography steps, one ion implantation, six dry etching processes, two wet-etching processes, one chemical vapor deposition of low-stress SiN<sub>x</sub>, two metallizations, and one critical point drying. The 4 in. prime silicon-on-insulator (SOI) wafers were purchased from Soitec, and the ion implantations were conducted at Core Systems. The end-of-line yield of working devices was nearly ~95%, which was limited by the process of releasing control silicon microdevices from the SOI wafers. Details of the control silicon microdevice fabrication are available in the [Supporting Information](#).

**Holey Cr Mask.** A poly(styrene-*block*-2-vinylpyridine) (PS-*b*-P2VP) copolymer with molecular weight of 183.5 kg/mol ( $M_n^{PS} = 125$  kg/mol;  $M_n^{P2VP} = 58.5$  kg/mol) and the molecular weight distribution of 1.05 was spun on the SiO<sub>2</sub>(300 nm)/Si substrate, followed by solvent annealing for approximately 3 h to enhance the lateral order of the micellar array.<sup>32</sup> This highly ordered film was soaked in ethanol for 30 min to produce holes with a diameter of several tens of nanometers. A thin Cr mask was formed on the reconstructed BCP film by e-beam evaporation with a tilted angle of 75°, so that Cr would be deposited on the film surface but not block the holes of the BCP patterns. To detach the Cr holey mask from the SiO<sub>2</sub>/Si substrate, the Cr holey mask was first protected with an additional layer of BCP film, and then it was immersed in a <3% (vol %) dilute HF bath to etch off SiO<sub>2</sub> underneath of the Cr holey mask. Details of the BCP process are available in the [Supporting Information](#).

**HS Microdevices.** HS microdevices were fabricated by inserting an additional BCP/DIRE process to fabricate the control silicon microdevice. The freestanding Cr holey mask was transferred to a prefabricated microdevice chip (1 × 1 cm), and oxygen plasma was applied to strip off the BCP films, leaving the holey Cr mask. The HS was fabricated by DRIE etching silicon through the Cr holey mask. After the DRIE process, the Cr holey mask was etched away by a commercial Cr etchant, CR-7, for 1 min. Finally, to suspend the HS microdevice, the DRIE was performed to etch through the handle wafer (~450 μm), and the fluorocarbon-based dry etching (CHF<sub>3</sub>/Ar = 80/4 sccm, 150 W) was then applied to etch off the buried oxide. The etching end-point was determined by the oxide color *via* an optical microscope and also confirmed by SEM. The end-of-line yield, ~30%, was achieved, where the reduced yield was due to the holey structure. Details of the HS microdevice fabrication are available in the [Supporting Information](#).

**Characterizations.** The microdevices were examined by optical microscopy (Leica INM100), scanning electron microscopy (SEM, JEOL JSM 6340F), transmission electron microscopy (TEM, Tecnai FEI), and Raman (HORIBA LabRAM HR Evolution).

## ASSOCIATED CONTENT

### Supporting Information

The Supporting Information is available free of charge on the ACS Publications website at DOI: 10.1021/acsnano.5b05385.

Experimental details including ion implantation process (including Profile Code simulation), fabrication of HS,

simultaneous thermoelectric property measurements, Al<sub>2</sub>O<sub>3</sub> passivation, Raman experiment, BTE models for control samples, and defect assessments using SRIM ([PDF](#))

## AUTHOR INFORMATION

### Corresponding Author

\*E-mail: [p\\_yang@berkeley.edu](mailto:p_yang@berkeley.edu).

### Author Contributions

▽J. Lim and H.-T. Wang contributed equally.

### Notes

The authors declare no competing financial interest.

## ACKNOWLEDGMENTS

Authors thank Dr. Kedar Hippalgaonkar and Dr. Renkun Chen for the insightful discussion, and Dr. Erik Garnett for the assist of low-stress SiN<sub>x</sub> growth with Stanford Nanofabrication Facility. We also thank the UC-Berkeley Marvel Nanofabrication Laboratory where most of the microdevice fabrication was performed. This work was supported by the Director, Office of Science, Office of Basic Energy Sciences, Materials Sciences and Engineering Division, of the U.S. Department of Energy under Contract No. DE-AC02-05CH11231 (Thermal).

## REFERENCES

- (1) Bell, L. E. Cooling, Heating, Generating Power, and Recovering Waste Heat with Thermoelectric Systems. *Science* **2008**, *321*, 1457–1461.
- (2) Vineis, C. J.; Shakouri, A.; Majumdar, A.; Kanatzidis, M. G. Nanostructured Thermoelectrics: Big Efficiency Gains from Small Features. *Adv. Mater.* **2010**, *22*, 3970–3980.
- (3) Zebarjadi, M.; Esfarjani, K.; Dresselhaus, M. S.; Ren, Z. F.; Chen, G. Perspectives on Thermoelectrics: from Fundamentals to Device Applications. *Energy Environ. Sci.* **2012**, *5*, 5147–5162.
- (4) Chen, G.; Shakouri, A. Heat Transfer in Nanostructures for Solid-State Energy Conversion. *J. Heat Transfer* **2002**, *124*, 242–252.
- (5) Snyder, G. J.; Toberer, E. S. Complex Thermoelectric Materials. *Nat. Mater.* **2008**, *7*, 105–114.
- (6) Pei, Y. Z.; Wang, H.; Snyder, G. J. Band Engineering of Thermoelectric Materials. *Adv. Mater.* **2012**, *24*, 6125–6135.
- (7) Glassbrenner, C. J.; Slack, G. A. Thermal Conductivity of Silicon and Germanium from 3 Degrees K to Melting Point. *Phys. Rev.* **1964**, *134*, 1058–1069.
- (8) Weber, L.; Gmelin, E. Transport Properties of Silicon. *Appl. Phys. A: Solids Surf.* **1991**, *53*, 136–140.
- (9) Hochbaum, A. I.; Chen, R.; Delgado, R. D.; Liang, W.; Garnett, E. C.; Najarian, M.; Majumdar, A.; Yang, P. Enhanced Thermoelectric Performance of Rough Silicon Nanowires. *Nature* **2008**, *451*, 163–167.
- (10) Tang, J. Y.; Wang, H. T.; Lee, D. H.; Fardy, M.; Huo, Z. Y.; Russell, T. P.; Yang, P. D. Holey Silicon as an Efficient Thermoelectric Material. *Nano Lett.* **2010**, *10*, 4279–4283.
- (11) Ashcroft, N. W.; Mermin, N. D. *Solid State Physics*; Saunders College Publishing, 1976.
- (12) Lim, J.; Hippalgaonkar, K.; Andrews, S. C.; Majumdar, A.; Yang, P. D. Quantifying Surface Roughness Effects on Phonon Transport in Silicon Nanowires. *Nano Lett.* **2012**, *12*, 2475–2482.
- (13) Hao, Q.; Chen, G.; Jeng, M. S. Frequency-Dependent Monte Carlo Simulations of Phonon Transport in Two-Dimensional Porous Silicon with Aligned Pores. *J. Appl. Phys.* **2009**, *106*, 114321.
- (14) Yu, J. K.; Mitrovic, S.; Tham, D.; Varghese, J.; Heath, J. R. Reduction of Thermal Conductivity in Phononic Nanomesh Structures. *Nat. Nanotechnol.* **2010**, *5*, 718–721.
- (15) Hopkins, P. E.; Reinke, C. M.; Su, M. F.; Olsson, R. H.; Shaner, E. A.; Leseman, Z. C.; Serrano, J. R.; Phinney, L. M.; El-Kady, I. Reduction



in the Thermal Conductivity of Single Crystalline Silicon by Phononic Crystal Patterning. *Nano Lett.* **2011**, *11*, 107–112.

(16) El-Kady, I.; Olsson, R., III; Hopkins, P. E.; Leseman, Z. C.; Goettler, D. F.; Kim, B.; Reinke, C. M.; Su, M. F. Phonon Manipulation with Phononic Crystals. *Progress Report SAND2012-0127*; Sandia National Laboratories, 2012.

(17) Alaie, S.; Goettler, D. F.; Su, M.; Leseman, Z. C.; Reinke, C. M.; El-Kady, I. Thermal Transport in Phononic Crystals and the Observation of Coherent Phonon Scattering at Room Temperature. *Nat. Commun.* **2015**, *6*, 7228.

(18) Song, D.; Chen, G. Thermal Conductivity of Periodic Microporous Silicon Films. *Appl. Phys. Lett.* **2004**, *84*, 687–689.

(19) Yang, B.; Chen, G. Partially Coherent Phonon Heat Conduction in Superlattices. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2003**, *67*, 115311.

(20) Luckyanova, M. N.; Garg, J.; Esfarjani, K.; Jandl, A.; Bulsara, M. T.; Schmidt, A. J.; Minnich, A. J.; Chen, S.; Dresselhaus, M. S.; Ren, Z. F.; et al. Coherent Phonon Heat Conduction in Superlattices. *Science* **2012**, *338*, 936–939.

(21) Ravichandran, J.; Yadav, A. K.; Cheaito, R.; Rossen, P. B.; Soukiasian, A.; Suresha, S. J.; Duda, J. C.; Foley, B. M.; Lee, C.-H.; Zhu, Y.; et al. Crossover from Incoherent to Coherent Phonon Scattering in Epitaxial Oxide Superlattices. *Nat. Mater.* **2014**, *13*, 168–172.

(22) Reinke, C. M.; Su, M. F.; Davis, B. L.; Kim, B.; Hussein, M. I.; Leseman, Z. C.; Olsson-III, R. H.; El-Kady, I. Thermal Conductivity Prediction of Nanoscale Phononic Crystal Slabs Using a Hybrid Lattice Dynamics-Continuum Mechanics Technique. *AIP Adv.* **2011**, *1*, 041403.

(23) Jain, A.; Yu, Y. J.; McGaughey, A. J. H. Phonon Transport in Periodic Silicon Nanoporous Films with Feature Sizes Greater than 100 nm. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2013**, *87*, 195301.

(24) Ravichandran, N. K.; Minnich, A. J. Coherent and Incoherent Thermal Transport in Nanomeshes. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2014**, *89*, 205432.

(25) Dechaumphai, E.; Chen, R. K. Thermal Transport in Phononic Crystals: The Role of Zone Folding Effect. *J. Appl. Phys.* **2012**, *111*, 073508.

(26) Shi, L.; Li, D. Y.; Yu, C. H.; Jang, W. Y.; Kim, D.; Yao, Z.; Kim, P.; Majumdar, A. Measuring Thermal and Thermoelectric Properties of One-Dimensional Nanostructures Using a Microfabricated Device. *J. Heat Transfer* **2003**, *125*, 881–888.

(27) Asheghi, M.; Kurabayashi, K.; Kasnavi, R.; Goodson, K. E. Thermal Conduction in Doped Single-Crystal Silicon Films. *J. Appl. Phys.* **2002**, *91*, 5079–5088.

(28) Ju, Y. S.; Goodson, K. E. Phonon Scattering in Silicon Films with Thickness of Order 100 nm. *Appl. Phys. Lett.* **1999**, *74*, 3005–3007.

(29) McConnell, A. D.; Goodson, K. E. Thermal Conduction in Silicon Micro- and Nanostructures. *Annu. Rev. Heat Transfer* **2005**, *14*, 129–169.

(30) Hippalgaonkar, K.; Huang, B. L.; Chen, R. K.; Sawyer, K.; Ercius, P.; Majumdar, A. Fabrication of Microdevices with Integrated Nanowires for Investigating Low-Dimensional Phonon Transport. *Nano Lett.* **2010**, *10*, 4341–4348.

(31) Ziegler, J. F.; Biersack, J. P.; Ziegler, M. D. *SRIM-The Stopping and Range of Ions in Matter*; SRIM Co., 2008.

(32) Völklein, F. Characterization of the thermal properties of bulk and thin-film materials by using diagnostic microstructures. Symposium on Microtechnology in Metrology and Metrology in Microsystems, 2000.

(33) Li, D. Y.; Wu, Y. Y.; Kim, P.; Shi, L.; Yang, P. D.; Majumdar, A. Thermal Conductivity of Individual Silicon Nanowires. *Appl. Phys. Lett.* **2003**, *83*, 2934–2936.

(34) Moore, A. L.; Saha, S. K.; Prasher, R. S.; Shi, L. Phonon Backscattering and Thermal Conductivity Suppression in Sawtooth Nanowires. *Appl. Phys. Lett.* **2008**, *93*, 083112.

(35) Lee, J.; Lim, J.; Yang, P. Ballistic Phonon Transport in Holey Silicon. *Nano Lett.* **2015**, *15*, 3273–3279.

(36) Feser, J. P.; Sadhu, J. S.; Azeredo, B. P.; Hsu, K. H.; Ma, J.; Kim, J.; Seong, M.; Fang, N. X.; Li, X.; Ferreira, P. M.; et al. Thermal

Conductivity of Silicon Nanowire Arrays with Controlled Roughness. *J. Appl. Phys.* **2012**, *112*, 114306.

(37) Cloutier, S. G.; Guico, R. S.; Xu, J. M. Phonon Localization in Periodic Uniaxially Nanostructured Silicon. *Appl. Phys. Lett.* **2005**, *87*, 222104.

(38) Balkanski, M.; Wallis, R. F.; Haro, E. Anharmonic Effects in Light Scattering due to Optical Phonons in Silicon. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1983**, *28*, 1928–1934.

(39) Doerk, G. S.; Carraro, C.; Maboudian, R. Temperature Dependence of Raman Spectra for Individual Silicon Nanowires. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2009**, *80*, 073306.

(40) Esfarjani, K.; Chen, G.; Stokes, H. T. Heat Transport in Silicon from First-Principles Calculations. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2011**, *84*, 085204.

(41) Shi, L. Thermal and Thermoelectric Transport in Nanostructures and Low-Dimensional Systems. *Nanoscale Microscale Thermophys. Eng.* **2012**, *16*, 79–116.

(42) Mingo, N. Calculation of Si Nanowire Thermal Conductivity Using Complete Phonon Dispersion Relations. *Phys. Rev. B: Condens. Matter Mater. Phys.* **2003**, *68*, 113308.

(43) Wingert, M. C.; Kwon, S.; Hu, M.; Poulikakos, D.; Xiang, J.; Chen, R. Sub-Amorphous Thermal Conductivity in Ultrathin Crystalline Silicon Nanotubes. *Nano Lett.* **2015**, *15*, 2605–2611.

(44) Casimir, H. B. G. Note on the Conduction of Heat in Crystals. *Physica* **1938**, *5*, 495–500.

(45) Maldovan, M. Phonon Wave Interference and Thermal Bandgap Materials. *Nat. Mater.* **2015**, *14*, 667–674.

(46) Maldovan, M. Narrow Low-Frequency Spectrum and Heat Management by Thermocrystals. *Phys. Rev. Lett.* **2013**, *110*, 025902.

(47) Zen, N.; Puurtinen, T. A.; Isotalo, T. J.; Chaudhuri, S.; Maasilta, I. J. Engineering Thermal Conductance Using a Two-Dimensional Phononic Crystal. *Nat. Commun.* **2014**, *5*, 3435.

(48) Seo, K. I.; Sharma, S.; Yasseri, A. A.; Stewart, D. R.; Kamins, T. I. Surface Charge Density of Unpassivated and Passivated Metal-Catalyzed Silicon Nanowires. *Electrochem. Solid-State Lett.* **2006**, *9*, G69–G72.

(49) Richter, A.; Benick, J.; Hermle, M.; Glunz, S. W. Excellent Silicon Surface Passivation with 5 Ångström Thin ALD Al<sub>2</sub>O<sub>3</sub> Layers: Influence of Different Thermal Post-Deposition Treatments. *Phys. Status Solidi RRL* **2011**, *5*, 202–204.

(50) Dingemans, G.; van de Sanden, M. C. M.; Kessels, W. M. M. Excellent Si Surface Passivation by Low Temperature SiO<sub>2</sub> Using an Ultrathin Al<sub>2</sub>O<sub>3</sub> Capping Film. *Phys. Status Solidi RRL* **2011**, *5*, 22–24.

(51) Hoex, B.; Schmidt, J.; Bock, R.; Altermatt, P. P.; van de Sanden, M. C. M.; Kessels, W. M. M. Excellent Passivation of Highly Doped p-type Si Surfaces by the Negative-Charge-Dielectric Al<sub>2</sub>O<sub>3</sub>. *Appl. Phys. Lett.* **2007**, *91*, 112107.

(52) Yoo, H.; Park, S. The Fabrication of Highly Ordered Block Copolymer Micellar Arrays: Control of the Separation Distances of Silicon Oxide Dots. *Nanotechnology* **2010**, *21*, 245304.